By Topic

FPGA-based set-up for RF power amplifier dynamic supply with real-time digital adaptive predistortion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pere L. Gilabert ; Dept. of Signal Theory and Communications, Universitat Politècnica de Catalunya (UPC), c/ Esteve Terrades 7, Castelldefels, Barcelona, 08860, Spain ; Gabriel Montoro ; Eduard Bertran ; José A. García

This paper presents an exhaustive description of a field programmable gate-array (FPGA) based set-up for envelope tracking and dynamic biasing of RF power amplifiers (PA). The system includes digital adaptive predistortion (DAPD) and gain compensation deployed in a FPGA device. For testing purposes a GaN HEMT RF PA operating at 3.5 GHz was considered. Preliminary experimental results are provided showing the DAPD compensate for the steady-state PA nonlinear distortion arising as a consequence of varying the power supply.

Published in:

2010 IEEE Radio and Wireless Symposium (RWS)

Date of Conference:

10-14 Jan. 2010