By Topic

Advanced design of high-linearity analog predistortion Doherty amplifiers using spectrum analysis for WCDMA applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yong-Sub Lee ; Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Gyungbuk, 790-784, Republic of Korea ; Mun-Woo Lee ; Sang-Ho Kam ; Yoon-Ha Jeong

This paper represents the advanced design methods of a high-linearity analog predistortion Doherty power amplifier (DPA) using spectrum analysis for WCDMA applications. For the analog predistortion linearization, the DPA utilizes the bandwidth reduction of the error signal, linear AM/AM characteristic without any abrupt change, and memory effect reduction. To verify our methods, the asymmetrical Doherty amplifier using a RFHIC RT440 40-W push-pull type GaN HEMT and the analog predistorter with a diode-based error generator and three-branch nonlinear paths are implemented at 2.14 GHz. From the measured one-carrier WCDMA results at an average output power of 34 dBm (11-dB back-off power from the saturation power), the analog predistortion DPA with a drain bias voltage of carrier cell of 34V shows an ACLR of -54 dBc at ±2.5 offsets with a power-added efficiency of 18.9%.

Published in:

2010 IEEE Radio and Wireless Symposium (RWS)

Date of Conference:

10-14 Jan. 2010