By Topic

SRAM stability characterization using tunable ring oscillators in 45nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Jason Tsai ; Univ. of California, Berkeley, CA, USA ; Seng Oon Toh ; Zheng Guo ; Liang-Teck Pang
more authors

A method to characterize distributions of read and write margins of an SRAM array using tunable ring oscillators (ROs) is presented. A 45nm CMOS testchip demonstrates a write RO with frequency that correlates well with static wordline write-trip voltage and a read RO that that correlates well with the static-current noise margin as well as with the cell read current.

Published in:

2010 IEEE International Solid-State Circuits Conference - (ISSCC)

Date of Conference:

7-11 Feb. 2010