By Topic

Circuit Design for Bias Compatibility in Novel FinFET-Based Floating-Body RAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Poliakov, P. ; Smart Syst. & Energy Technol. Unit, Interuniversity Microelectron. Center (IMEC), Leuven, Belgium ; Anchlia, A. ; Bardon, M.G. ; Rooseleer, B.
more authors

Single-transistor floating-body RAM (FB-RAM) cells present a promising alternative for scalable high-density storage since both access and storage elements are implemented using a single FET-based device. Unlike embedded dynamic RAM (eDRAM) technology, the concept is fully scalable with decreasing technology nodes. However, to make the concept truly usable, special biasing conditions of the device need to be considered; hence, the peripheral elements must be designed accordingly. We propose an approach of FinFET-based cell and peripheral circuit to provide compatible bias conditions for efficient write-read and hold conditions. The periphery is based on the synchronized bit line and word line driver schemes capable of providing compatible voltages to the selected and unselected lines during the different operations. The full circuit has been validated, and the concept has been demonstrated by simulations using the silicon-proven model cards and design decks.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:57 ,  Issue: 3 )