Referenced Items are not available for this document.
The authors explore nanoscale sensor processor (nSP) architectures. Their design includes a simple accumulator-based instruction-set architecture, sensors, limited memory, and instruction-fused sensing. Using nSP technology based on optical resonance energy transfer logic helps them decrease the design's size; their smallest design is about the size of the largest-known virus.
Published in:
Micro, IEEE
(Volume:30
,
Issue:
1
)
Date of Publication: Jan.-Feb. 2010
- Page(s):
- 110 - 120
- ISSN :
- 0272-1732
- INSPEC Accession Number:
- 11172114
- Digital Object Identifier :
- 10.1109/MM.2010.9
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 15 March 2010
- Issue Date :
- Jan.-Feb. 2010
- Sponsored by :
- IEEE Computer Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
