By Topic

Asymmetric flow control for data transfer in hybrid computing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Hybrid computing systems that combine specialized accelerators with general-purpose processors are now being used to improve performance in many application areas. However, processing of network communications by the accelerators is often a significant bottleneck to the performance of the hybrid system. At the same time, the powerful yet underutilized general-purpose processors of the hybrid system are well suited to processing significant levels of network traffic. In this paper, we propose a novel asymmetric network data flow control system optimized for data stream processing. The system allows the general-purpose processors in a hybrid system to take complete control of network data movement. The system uses remote direct memory access to allow direct communication between the general-purpose processors and the main memories of the accelerators, with no network processing overhead on the accelerators. The accelerators only perform read and write operations with respect to the main memory. Our Cell Broadband Engine® implementation of the system returns a high throughput of up to 934 MB/s, directly communicating with multiple processor cores with full data flow control to multiple processor cores, while eliminating the network processing bottleneck on the accelerator system. Furthermore, our implementation demonstrates excellent performance scalability when targeting increasing numbers of processor cores on the accelerator system.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Journal of Research and Development  (Volume:54 ,  Issue: 1 )