By Topic

Soft-Decision-Based Forward Error Correction for 100 Gb/s Transport Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Onohara, K. ; Mitsubishi Electr. Corp., Kamakura, Japan ; Sugihara, T. ; Konishi, Y. ; Miyata, Y.
more authors

Soft-decision-based forward error correction (FEC) and its practical implementation for 100 Gb/s transport systems are discussed. In applying soft-decision FEC to a digital coherent transponder, we address the configuration of the frame structure of the FEC. For dual-polarized multilevel modulation formats, the keys are having the FEC frames constructed individually for each polarization and a multilane distribution architecture to align each frame. We present two types of soft-decision FEC. One is the concatenation of a Reed-Solomon code and a low-density parity-check (LDPC) code with 2-bit soft decision yielding a Q limit of 7.5 dB. The other, even more powerful, is a triple-concatenated FEC, with a pair of concatenated hard-decision-based block codes further concatenated with a soft-decision-based LDPC code for 20.5% redundancy. We expect that the proposed triple-concatenated codes can achieve a Q limit of 6.4 dB and a net coding gain of 10.8 dB at a post-FEC bit error ratio of 10-15. For the practical implementation of soft-decision FEC for 100 Gb/s systems, we developed field-programmable gate array boards to emulate it. The concept of hardware emulation, with a scalable architecture for the FEC decoder boards, is introduced by way of a pipelined architecture.

Published in:

Selected Topics in Quantum Electronics, IEEE Journal of  (Volume:16 ,  Issue: 5 )