By Topic

Dual-mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Cho, S.H. ; KAIST, Daejeon, South Korea ; Lee, H.D. ; Kim, K.-D. ; Ryu, S.T.
more authors

A new topology in PLL architecture dual-mode KVCO (DMK) to reduce in-band noise and reference spurs is presented. The DMK PLL also adopts the technique to shrink the spurs by modulating the control voltage. The prototype DMK PLL is implemented in a 65 nm CMOS and shows about 3 ps RMS jitter, phase noise of 107 and 109 dBc/Hz at 100 kHz, 1 MHz offset frequency and reference spur of 68.5 dBc.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 5 )