By Topic

Synthesis and characterization of templated Si-based nanowires via vapor-liquid-solid (VLS) growth for electrical transport

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jae Ho Lee ; Coll. of Nanoscale Sci. & Eng., Univ. at Albany-SUNY, Albany, NY, USA ; Lund, I.N. ; Eisenbraun, Eric T. ; Yongqiang Xue
more authors

Nanowire surface conduction channels have been fabricated and tested based on self-assembled Si nanowires (SiNWs) synthesized via VLS processing. Conduction channel formation utilized W and Ni silicidation. SiNWs were directly grown on silicon substrates via vapor-liquid-solid (VLS) growth process. The diameters of the SiNW templates ranged from approximately 5 to 120 nm. Nanowire synthesis via VLS growth was carried out using a SiH4/Ar mixture at 500°C. TEM analysis confirmed crystalline VLS SiNWs. Ni evaporation and Ni and W atomic layer deposition (ALD) and post-deposition thermal processing were carried out for silicide formation. TEM-EDS results showed that ALD W was conformally deposited on the surface of SiNWs. In contrast, e-beam evaporated Ni was asymmetrically deposited on the template nanowire although the resultant silicide was nearly symmetric. Conformal Ni deposition and silicidation was successfully performed, however, using Ni ALD processing. Silicide nanowires were dispensed on Au-patterned Si wafers for electrical characterization and exhibited an improvement in electrical conductivity of eight orders of magnitude compared with that of as-grown VLS silicon nanowires.

Published in:

Nanoelectronics Conference (INEC), 2010 3rd International

Date of Conference:

3-8 Jan. 2010