By Topic

Fully integrated circuit design Aihara's chaotic neuron model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Jiman Kim ; Department of Nano Engeering, Inje University, Korea ; Jinwoo Jung ; Bomin Kwon ; Juhong Park
more authors

This paper presents design of the integrated chaotic neuron using 0.8 ¿m single poly CMOS technology, its dynamical behavior analysis. Proposed chaotic neuron consists of several op-amps, sample and hold circuits, a nonlinear function block for chaotic signal generation, a two-phase clock circuits and sigmoid output function block. From HSPICE simulation results of the circuit, approximated empirical equations is induced. Then the dynamical responses of the chaotic neuron such as bifurcation diagram, time series, Lyapunov exponent, and average firing rate are calculated with numerical analysis.

Published in:

2010 3rd International Nanoelectronics Conference (INEC)

Date of Conference:

3-8 Jan. 2010