By Topic

A normally-off GaN FET with high threshold voltage uniformity using a novel piezo neutralization technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. Ota ; Nano Electronics Research Laboratories, NEC Corporation, 9-1, Seiran 2-chome, Otsu, Shiga 520-0833, Japan ; K. Endo ; Y. Okamoto ; Y. Ando
more authors

In this paper, we successfully demonstrate a recessed gate normally-off GaN FET on a silicon substrate with high threshold voltage (Vth) uniformity and low on-resistance. In order to realize high Vth uniformity, a novel Vth control technique is proposed, which we call ¿piezo neutralization technique¿. This technique includes a piezo neutralization (PNT) layer formed at the bottom of the gate recess. Since the PNT layer neutralizes the polarization charges under the gate, the Vth comes to be independent of the gate-to-channel span. The fabricated normally-off GaN FET with PNT structure exhibits an excellent Vth uniformity (¿(Vth) = 18 mV) and a state-of-the-art combination of the specific on-resistance (RonA = 500 m ¿ mm2) and the breakdown voltage (VB > 1000 V). The normally-off GaN FETs wtih PNT structure show great promise as power devices.

Published in:

2009 IEEE International Electron Devices Meeting (IEDM)

Date of Conference:

7-9 Dec. 2009