By Topic

A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Tsukamoto, S. ; Fujitsu VLSI Ltd., Aichi, Japan ; Dedic, I. ; Endo, T. ; Kikuta, K.y.
more authors

A CMOS 6-b, 200 MSample/s, (MS/s) flash A/D converter (ADC) with 3 V power supply has been developed for a mixed-signal partial-response maximum likelihood (PRML) read channel LSI. In a CMOS flash ADC with chopper comparators, all comparators are auto-zeroed prior to each conversion. As a result, half of the available comparison time is spent autozeroing. To improve conversion rate and performance when included in a mixed-signal LSI, the auto-zeroing rate was reduced using a newly developed “interleaved auto-zeroing” (IAZ) architecture. Less frequent auto-zeroing also reduces kickback noise to the analog input and reference resistor string and power supply noise. In addition, the comparator output-swing is limited to improve recovery from large overdrives by adding diode connected transistors. This “output-swing limiting comparator” (OLC) improved the response to high frequency analog inputs. A conversion rate of 200 MS/s was achieved in the PRML read channel LSI using the IAZ architecture and OLC. This ADC was fabricated with single poly-Si, double-Metal, 0.5-μm CMOS technology

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:31 ,  Issue: 11 )