By Topic

Strategy to Detect Bug in Pre-silicon Phase

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
See, M. ; Penang Design Center, Intel Corp., Georgetown, Malaysia

Bugs still escape to post-silicon despite huge effort has been put into validating the design in pre-silicon phase. This could cost an immediate stepping while some other bugs may have a software work around. Running more tests may still miss the bugs. Therefore it is necessary to have an effective strategy during pre-silicon phase. This paper will present a strategy to derive the test points from the validation objective, and set the domain to test based on the micro-architecture, before entering simulation environment. This strategy utilized coverage based validation (CVB), with test points and domain coded as coverage points, while the test generator directed the transactions into the domain to test. This provides a comprehensive validation coverage to the design under test.

Published in:

SoC Design Conference (ISOCC), 2009 International

Date of Conference:

22-24 Nov. 2009