By Topic

A unified framework for characterizing retiming and scheduling solutions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Denk, T.C. ; Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA ; Parhi, K.K.

Retiming and scheduling are two important techniques used in high-level synthesis. The interaction between these techniques is important for high-quality ASIC design; however, these techniques are often studied separately. In this paper, we systematically study retiming, scheduling, and the interaction between them. We begin with a characterization of all retiming solutions. A similar characterization is then given for scheduling solutions, and this characterization takes into account the interaction between retiming and scheduling. The contribution of this paper is two-fold: first, we believe that our method of characterizing retiming and scheduling solutions lends insight into these problems and how they interact. Second, we demonstrate an algorithm which can generate all possible retiming or scheduling solutions, allowing a circuit designer to explore the space of possible implementations for a given data-flow graph

Published in:

Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on  (Volume:4 )

Date of Conference:

12-15 May 1996