By Topic

Bilayer Pseudospin Field-Effect Transistor: Applications to Boolean Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Reddy, D. ; Microelectron. Res. Center, Univ. of Texas at Austin, Austin, TX, USA ; Register, L.F. ; Tutuc, E. ; Banerjee, Sanjay K.

We have recently proposed a new type of bilayer graphene-based transistor for ultralow-power (perhaps 1000 times less compared with CMOS) room-temperature operation, namely, the bilayer pseudospin field-effect transistor (BiSFET). BiSFET operation is based on gated exciton-condensate-enhanced tunneling. Here, we discuss implementation, operation, and predicted power consumption of BiSFET-based Boolean logic gates, including an inverter, an inverter-based nor gate, and a programmable nand/or, as well as a BiSFET-based memory element. The advantages over CMOS in terms of lower voltage and power are discussed.

Published in:

Electron Devices, IEEE Transactions on  (Volume:57 ,  Issue: 4 )