By Topic

Quasi delay-insensitive bus for fully asynchronous systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Molina, P.A. ; Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK ; Cheung, P.Y.K. ; Bormann, D.S.

In this paper the design of a dual rail asynchronous system bus is presented. Buses are generally avoided in asynchronous design because it is difficult to meet the isochronic fork assumption on heavily loaded wires. Our bus design avoids this assumption and provides a quasi delay-insensitive solution. The proposed solution makes a system modular and scaleable by guaranteeing that the complexity of the system grows linearly with each module added

Published in:

Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on  (Volume:4 )

Date of Conference:

12-15 May 1996