By Topic

Implementation of a digital phase-locked loop using CORDIC algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vuori, J. ; Lab. of Signal Process. & Comput. Technol., Helsinki Univ. of Technol., Espoo, Finland

A phase-locked loop is a control system that has already been in use for a long time for generating an output signal which is synchronized in frequency and phase to an input signal. The superior noise immunity and tracking capability of phase-locked loop makes it very attractive device in many applications, e.g. clock and data separation, FSK demodulator and doppler recovery. The objective of this paper is to propose a novel digital phase-locked loop structure which can be easily implemented using the CORDIC algorithm. Implementation of those phase-locked loop structures using the CORDIC algorithm makes VLSI recitations very feasible. CORDIC algorithm is also easily pipelined in order to achieve high-performance in computation systems

Published in:

Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on  (Volume:4 )

Date of Conference:

12-15 May 1996