By Topic

A Low-Power Continuously-Calibrated Clock Recovery Circuit for UHF RFID EPC Class-1 Generation-2 Transponders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Chi-Fat Chan ; Hong Kong Appl. Sci. & Technol. Res. Inst., Shatin, China ; Kong-Pang Pun ; Ka-Nang Leung ; Jianping Guo
more authors

A low-power, reliable and re-configurable clock recovery circuit for UHF RFID transponders for the EPC Class-1 Generation-2 standard is proposed. Based on a digital frequency-locked loop, the clock recovery circuit uses timing information available in the downlink data, namely, the pulse intervals of the PIE-coded data, to calibrate an oscillator's output frequency to meet the stringent frequency accuracy requirement of the standard. Fabricated in a 0.18-¿m standard CMOS technology, the clock recovery circuit provides a calibrated frequency of 2.56 MHz with a frequency deviation within the range from -3.2% to +1.2% over process, supply voltage and temperature variations. The chip has an active area of 0.22 ¿m2, operates from a supply voltage from 0.75 V to 1.3 V, and consumes less than 2 ¿W for a 1-V supply.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:45 ,  Issue: 3 )