By Topic

A 10Gb/s Backplane decision feedback equalizer in 90nm-CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

This paper presents the design of a 10-Gb/s decision feedback equalizer (DFE) for chip-to-chip communications in 90-nm CMOS technology. A fast slicer architecture is proposed that achieves timing constraints without the use of speculation techniques. Removing speculation improves power consumption by 60%. The 5-tap topology was found optimum to compensate for channel losses up to 22 dB. A half-rate architecture is used to enable operation at 10-Gb/s. The DFE system consumes 43 mW from a 1.2 V supply, and occupies an area of 177 ¿m * 146 ¿m. Post-layout simulations done using a channel with 22 dB loss at 5 GHz, demonstrate the effectiveness of the DFE equalization.

Published in:

2009 International Conference on Microelectronics - ICM

Date of Conference:

19-22 Dec. 2009