By Topic

Design of a memory-efficient IIR filter bank with application to subband coding of image and video signals

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaojun Li ; Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA ; Zhongnong Jiang ; A. N. Willson

An efficient IIR PR tree-structured filter bank for HDTV and video signal coding is investigated. Both the arithmetic complexity and the internal chip memory required for the decoder are considerably lower than those of existing FIR synthesis filter banks, while it provides comparable coding performance. Using modern CMOS technology, it is feasible to build the entire decoder on a single chip, thereby facilitating applications such as real-time decoding of compressed HDTV and video signals

Published in:

Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on  (Volume:2 )

Date of Conference:

12-15 May 1996