By Topic

Use of a TiN cap to attain low sheet resistance for scaled TiSi2 on sub-half-micrometer polysilicon lines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Apte, P.P. ; Texas Instrum. Inc., Dallas, TX, USA ; Paranjpe, A. ; Pollack, G.

A new process technology has been demonstrated that successfully addresses an urgent challenge in silicide technology scaling: the formation of low-resistivity TiSi/sub 2/ on sub-half-micrometer polysilicon lines. The key idea is the use of a TiN cap during the silicide process to minimize contaminants and stress in the film. No complex process steps have been added, and the thermal budget actually has been reduced, allowing for easy integration into standard CMOS technology. The new technology enables low sheet resistance values to be attained for scaled-down TiSi/sub 2/ thicknesses on sub-half-micrometer geometries, and thus, is eminently suited for scaling TiSi/sub 2/ technology.

Published in:

Electron Device Letters, IEEE  (Volume:17 ,  Issue: 11 )