By Topic

0.2-μm n-channel and p-channel MOSFETs integrated on oxidation-planarized twin-tubs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Liu, C.T. ; Lucent Technol., Bell Labs., Murray Hill, NJ, USA ; Lin, W. ; Lee, K.H. ; Liu, R.

In CMOS circuits, for the purpose of isolation, n- and p-channel MOSFETs are normally fabricated on two separate Si areas doped opposite to the n- and p-MOSFETs, respectively. The two Si areas are called twin-tubs. In the conventional CMOS processes, the tub boundaries have a topography height, t/sub tub/, which varies from 100 to 200 nm. With such t/sub tub/, the current I-line lithography tools encounter severe difficulties when printing transistors with dimensions below 0.35 μm. In order to have good dimension control, while not making a major deviation from the conventional process sequence, we seek planarization of the tub boundaries. By utilizing the difference in Si oxidation rates in the linear and parabolic regimes, t/sub tub/ is reduced to 20 nm or less. MOSFETs with 0.3-μm physical lengths and 0.2-μm effective channel lengths are integrated on the planarized twin-tubs. We will discuss the transistor IV and the optimized process parameters which include implant conditions, tub profiles, doping concentrations, temperatures, oxidation times, and oxide thicknesses.

Published in:

Electron Device Letters, IEEE  (Volume:17 ,  Issue: 11 )