By Topic

Warpage improvement for large die flip chip package

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bingshou Xiong ; Xilinx, Asia Pacific Pte. Ltd., 5 Changi Business Park Vista, Singapore 486040 ; Myung-June Lee ; Thomas Kao

In the case of field programmable gate array (FPGA) chips, as the demand for higher speeds and enhanced functionality increases, the size of the flip chip die grows accordingly to offer higher number of logic cells. Large flip chip die also requires a large package for efficient signal routing. This paper shows a warpage improvement study including lid design and process optimization to solve warpage issue of large die FPGA flip chip packages with more fragile bump (23 * 23 mm die and 42.5 * 42.5 mm package). Though package warpage is well controlled for standard eutectic bump BOM (bill of materials) and process, it encountered problem when using higher Tg underfill, which is for better bump protection and reliability. A detailed finite element analysis was performed to simulate the effect of different lid structures (foot width, thickness etc) and lid materials (Cu, Al etc) on warpage. Actual units were built using improved lid structures and process. It was found that thicker Cu lid and lower underfill cure temperature are effective ways for warpage control, less than 8 mils warpage was achieved by lid design and process optimization for this 42.5 mm package with 23 mm die with more fragile bump.

Published in:

Electronics Packaging Technology Conference, 2009. EPTC '09. 11th

Date of Conference:

9-11 Dec. 2009