By Topic

CODESL: A Framework for System-Level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems Based on System-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hau, Y.W. ; VeCAD Res. Lab., Univ. Teknol. Malaysia (UTM), Skudai, Malaysia ; Khalil-Hani, M. ; Marsono, M.N.

This paper presents CODESL, a SystemC-based hardware-software co-design and co-simulation framework for embedded systems based on system-on-chip (SoC). This modelling platform, which works at Electronic System Level (ESL), enables early system functionality verification, as well as algorithm exploration before the final implementation prototype is available. It can validate the behaviour for both the hardware and the software modules of the embedded SoC, as well as the interaction between them with timed/cycleaccuracy. In addition, the platform also facilitates architecture exploration that assists the system designer in finding the best hardware-software partitioning. Results show that the proposed platform is capable of estimating the system execution cycle count within 5% deviation compared to the RTL deployment model for complex SoC embedded systems.

Published in:

Intelligent Systems, Modelling and Simulation (ISMS), 2010 International Conference on

Date of Conference:

27-29 Jan. 2010