By Topic

Design and implementation of high performance FPGA control for permanent magnet synchronous motor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Carbone, S. ; DAEIMI, Univ. of Cassino, Cassino, Italy ; Colli, V.D. ; Di Stefano, R. ; Figalli, G.
more authors

The paper reports the design of an FPGA implementation of an high performance control for permanent-magnet synchronous motors (PMSM) with sinusoidal flux distribution. The objective of this work is to test a single chip FPGA solution in order to simplify the HW, to allow an easy reconfiguration of the control architecture, and mainly to make a step towards a System on Programmable Chip (SOPC) sensor-less PMSM drive exploiting the high computational throughput of the adopted device. The functional blocks are described in details and simulation results are reported for each of them. Experimental verification has been carried out, with an Altera Stratix II device, with a 5 kW brushless motor. The results show how the proposed platform allows for the sensorless and flux estimation algorithms implementation which will be further developed and tested.

Published in:

Industrial Electronics, 2009. IECON '09. 35th Annual Conference of IEEE

Date of Conference:

3-5 Nov. 2009