By Topic

Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tan-Li Chou ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; K. Roy

This paper presents an accurate estimation of signal activity at the internal and output nodes of static and domino CMOS combinational logic circuits. The methodology is based on a stochastic model of logic signals and takes correlations and simultaneous switching of signals at logic gate inputs into consideration. In static combinational logic synthesis, in order to minimize spurious transitions due to finite propagation delays, it is crucial to balance all signal paths and to reduce the logic depth. As a result of balancing delays through different paths, the inputs to logic gates may switch at approximately the same time. We have developed and implemented a technique to calculate signal probability and switching activity of static CMOS combinational logic circuits. Experimental results show that if simultaneous switching is not considered, the switching activities at the internal nodes can be off by more than 100% compared to simulation based techniques. In contrast, our technique is on the average within 2% of logic simulation results. On the other hand, domino circuits are free of spurious transitions. Based on the precharge scheme of domino circuits, a technique for estimation of signal activity is presented. The results are within 1% of logic simulation results

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:15 ,  Issue: 10 )