By Topic

High level modelling and performance evaluation of address mapping in NAND flash memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lafi, W. ; MINATEC, CEA, Grenoble, France ; Lattard, D. ; Jerraya, A.

Flash memory has several particularities compared to other types of memory. First, a write operation should be preceded by an erase operation. Second, erase operations can only be performed in a unit much larger than the write unit. Finally, each erasable unit has a limit number of possible erase operations. To address these problems, an intermediate software layer called flash translation layer is used to perform address translation based on a mapping algorithm. The used mapping scheme is very important in deciding the performance and lifetime of flash memories. In this paper, we present a high level model for flash memory system allowing evaluating the impact of the address mapping algorithm on the performance of flash memory. We show the applicability of the performance estimation on one of the most popular and sophisticated address mapping scheme.

Published in:

Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on

Date of Conference:

13-16 Dec. 2009