By Topic

A 10-bit Low-Power Small-Area High-Swing CMOS DAC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dominik Przyborowski ; Department of Physics and Applied Computer Science, AGH University of Science and Technology ; Marek Idzik

The design and measurements of a prototype general purpose digital to analog converter for readout systems in high energy physics experiments are presented. The main goals for the proposed DAC are low power consumption, small die area and high-swing voltage output. The 10-bit DAC design is based on a current steering architecture which includes a high-swing class AB output amplifier. The prototype ASIC is fabricated using 2P-4M 0.35- ¿¿m technology. Measurements of maximum differential (DNL) and integral (INL) nonlinearity both show 0.42 LSB. The total power consumption is below 0.6 mW while the core area is 0.18 mm2.

Published in:

IEEE Transactions on Nuclear Science  (Volume:57 ,  Issue: 1 )