By Topic

Low-power sequential circuit using single phase Adiabatic Dynamic Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Chanda ; Meghnad Saha Institute of Technology, Jadavpur University and Bengal Engineering & Science University, Kolkata and Howrah, India ; A. Dandapat ; H. Rahaman

This paper presents implementation of sequential logic circuits by using a novel quasi-static single-phase adiabatic dynamic logic (SPADL). SPADL uses only a single sinusoidal source as supply-clock which ensures lower energy dissipation and also simplifies the clocking management. Moreover SPADL logic substantially decreases transistor overheads with improved driving ability and circuit robustness. In order to demonstrate workability of the newly proposed logic, an adiabatic asynchronous sequential circuit, designed using SPADL logic has been implemented in a TSMC 0.18 ¿m CMOS process. CADENCE simulation shows that SPADL mod-10 counter circuits consume only 25% and 14% energy of single phase clocked adiabatic logic and static CMOS at 100 MHz. Both simulation and measurement results verify the functionality of such logic, making it suitable for implementing energy-aware and performance-efficient sequential circuit.

Published in:

Computers and Devices for Communication, 2009. CODEC 2009. 4th International Conference on

Date of Conference:

14-16 Dec. 2009