Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Transistor count optimization of conventional CMOS full adder & optimization of power and delay of new implementation of 18 transistor full adder by dual threshold node design with submicron channel length

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Panda, S. ; Dept. of Electron. & Telecommun. Eng., Jadavpur Univ., Kolkata, India ; Kumar, N.M. ; Sarkar, C.K.

A full adder circuit is one of the basic building blocks of a digital design. In general it is made by CMOS technology. In the CMOS technology the full adder is built by 28 transistors. So, the transistor count is very high. The average power consumption, leakage power consumption and delay is very high. In this paper we made a new circuit which is made by mainly the transmission gate (TG) technology. In our circuit we use only 18 transistors to implement the Boolean expression of the full adder. So, the transistor count decreases. Due to the decreasing of the transistor count we can reduces the average power, leakage power, delay and noise. We also optimized our new circuit by different threshold of MOSFET technology.

Published in:

Computers and Devices for Communication, 2009. CODEC 2009. 4th International Conference on

Date of Conference:

14-16 Dec. 2009