By Topic

Design and implementation of FPGA based interface model for scale-free network using I2C bus protocol on Quartus II 6.0

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Venkateswaran, P. ; Dept. of Electron. & Tele-Commun. Eng., Jadavpur Univ., Kolkata, India ; Mukherjee, M. ; Sanyal, A. ; Das, S.
more authors

To enable devices to communicate with each other over a serial data bus without data loss, as well as to enable faster devices to communicate with slower ones, the I2C(Inter IC) protocol was put forward by Philips Semiconductors in January 2000. Ever since, there has been families of I2C enabled microcontrollers like the PIC18F452 from Atmel and TMS470 from Texas Instruments. However, configuring these microcontrollers requires a lot of programming and knowledge of the register structures, and hence they are not portable. In this paper, a generic design on an FPGA platform is presented, which does away with the need of any further programming while setting up the network. Also, the proposed model can be used both as a master and as a slave. The entire design has been coded in VHDL and verified using Quartus II 6.0.

Published in:

Computers and Devices for Communication, 2009. CODEC 2009. 4th International Conference on

Date of Conference:

14-16 Dec. 2009