A design methodology to layout photonic devices within standard electronic complementary metal-oxide-semiconductor (CMOS) foundry data preparation flows is described. This platform has enabled the fabrication of designs in three foundry scaled-CMOS processes from two semiconductor manufacturers.
Published in:
Photonics Technology Letters, IEEE
(Volume:22
,
Issue:
8
)
Date of Publication: April15, 2010