By Topic

Implementing a methodology for process variation awareness of design context and its impact on circuit analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Salem, R.F. ; Mentor Graphics Corp., Univ. of Waterloo, Waterloo, ON, Canada ; AbdelGhany, H.M. ; El-Rahman El-Mously, A. ; Eissa, H.M.
more authors

Lithography and stress variations are two dominant effects impacting the functionality and performance of designs at 65 nm and below. In addition; proximity effects from neighboring cells, significantly influence the lithography process and stress variations values. Therefore studying the design context has to be considered in any variability-aware circuit analysis. This paper discusses the importance of accounting for context effects when characterizing IC manufacturing process variability. A methodology to extract a context-aware variability for digital standard cells is presented by monitoring the differences in the physical and electrical parameters when the standard cell is placed in different contexts. Industrial 65 nm and 45 nm standard cell libraries have been used in our experiments.

Published in:

Design and Test Workshop (IDT), 2009 4th International

Date of Conference:

15-17 Nov. 2009