By Topic

How to design an effective Serial Input Shift Register (SISR) for data compression process of Built-In Self-Test methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Ahmad ; Department of Electrical and Computer Engineering, College of Engineering, Sultan Qaboos University P. O. Box 33, Postal Code 123; Muscat, Sultanate of Oman ; Al-Balushi Jaber

This paper investigates the impact of characteristic polynomial on an effective design of Serial Input Shift Register (SISR). How the use of a primitive characteristic polynomial cannot cope with the minimization of aliasing error probability. Further, the paper also, suggests about the selection of characteristic polynomial to minimize hardware, power dissipation and test data compression time. The study of this paper is based on simulation study using a suitably developed tool.

Published in:

2009 4th International Design and Test Workshop (IDT)

Date of Conference:

15-17 Nov. 2009