By Topic

Formal verification of analog and mixed signal designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zaki, M. ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, QC, Canada ; Tahar, S.

System-on-chip (SoC) is becoming a core technology in a growing range of consumer and other electronic devices. Cornerstones of SoC designs are analog and mixed signal (AMS) designs, which are integrated circuits required at the interfaces with the real world environment. To respond to certain challenges and due to the limitations of simulation techniques (long simulation runs, inaccurate results, etc.), formal verification of AMS designs emerged as a new area of research. It is a technology based on using computerized algorithms to the mathematical reasoning about the correctness of designs and has been used in the past two decades exclusively for digital design and software verification. This paper provides a review of the state-ofthe-art in AMS formal verification and present advanced approaches that handle continuous as well as discrete-time designs with both linear and non-linear behaviors.

Published in:

Design and Test Workshop (IDT), 2009 4th International

Date of Conference:

15-17 Nov. 2009