By Topic

Design and Analysis of Interconnection Network of Reconfigurable Cryptographic Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Qu Yingjie ; Sch. of Inf. Sci. & Technol., Qingdao Univ. of Sci. & Technol., Qingdao, China

The reconfigurable cryptographic processor is an integrated circuit that is used for data encryption or decryption. The logic structure and function of this processor is reconfigurable, so it can implement many different cipher algorithms flexibly and quickly. The interconnection network of the reconfigurable cryptographic processor is the data transmission path, so it has very important influence on the flexibility, performance and scale of the processor. In this paper, several conceptions such as connectivity, network width, network scale have been proposed, some design principles of the interconnection network have been given, three typical interconnection networks named all interconnected, single bus, multiple bus have been introduced and their features have been analyzed.

Published in:

Computer Science and Engineering, 2009. WCSE '09. Second International Workshop on  (Volume:2 )

Date of Conference:

28-30 Oct. 2009