Referenced Items are not available for this document.
The possibilities and problems of using PLL-Σ/Δ architecture to construct a RF to digital direct conversion receiver is investigated by taking different kinds of noises into consideration. The contribution of each noise in the receiver is analyzed by deriving the output response of the receiver in the z-domain and performing time-domain simulation. Some preliminary results are given
Published in:
Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on
(Volume:1
)
Date of Conference: 12-15 May 1996
- Page(s):
- 449 - 452 vol.1
- Meeting Date :
- 12 May 1996-15 May 1996
- Print ISBN:
- 0-7803-3073-0
- INSPEC Accession Number:
- 5405868
- Conference Location :
- Atlanta, GA
- Digital Object Identifier :
- 10.1109/ISCAS.1996.539981
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
