Cart (Loading....) | Create Account
Close category search window

A Multitransform Architecture for H.264/AVC High-Profile Coders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Woong Hwangbo ; Dept. of Electr. Eng., KAIST, Daejeon, South Korea ; Chong-Min Kyung

This paper presents a high-throughput, cost-effective implementation of six different integer transforms in the H.264/AVC high-profile coders, i.e., 4 ?? 4 forward, 4 ?? 4 inverse, forward Hadamard, inverse Hadamard, 8 ?? 8 forward, and 8 ?? 8 inverse transform, all integrated as a shared hardware. The 4 ?? 4 transform matrices are regularized by using permutation, partitioned into 2 ?? 2 blocks, and factored for maximal hardware sharing. By using two types of 4 ?? 4 transform matrices included in an 8 ?? 8 transform matrix, two different 8 ?? 8 transforms are both described as three steps and unified with minor modification. To improve throughput of the transform, two independent 4 ?? 4 transform blocks within the 8 ?? 8 transform block operate in parallel in the 4 ?? 4 transform mode, while the two-stage pipelined architecture is used in the 8 ?? 8 transform mode. Using 0.18-??m CMOS technology, the maximum operating frequency of the proposed multitransform architecture is 200 MHz, which achieves 4.1 Gpixels/sec throughput rate with the hardware cost of 63618 gates. Compared with existing designs, the proposed design delivers at least 54% higher throughput at 38% higher throughput/area ratio in Adaptive Block-size Transform (ABT) mode.

Published in:

Multimedia, IEEE Transactions on  (Volume:12 ,  Issue: 3 )

Date of Publication:

April 2010

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.