Cart (Loading....) | Create Account
Close category search window

Low-voltage process-adaptive logic and memory arrays for ultralow-power sensor nodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Roy, K. ; Purdue Univ., West Lafayette, IN, USA ; Kulkarni, J. ; Myeong Hwang

We propose process variation tolerant circuit techniques for robust digital subthreshold logic and memory for ultralow power sensor nodes. Based on the concepts developed in this paper, we present an 8×8 process-tolerant FIR filter, working in both superthreshold and subthreshold regions featuring adaptive ß-ratio modulation and integrated level converters. Ultra-dynamic voltage scaling (UVDS) enables the filter operation at 85 mV consuming 40 nW. For memory applications, we propose Schmitt Trigger based SRAM bitcell exhibiting built-in process variation tolerance. Functional SRAM with the proposed memory bitcell is demonstrated at 160 mV in 0.13 ¿m CMOS technology.

Published in:

Sensors, 2009 IEEE

Date of Conference:

25-28 Oct. 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.