By Topic

Generic integer linear programming formulation for 3D IC partitioning

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jiang, I.H.-R. ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan

The success of 3D ICs requires novel EDA techniques. Among them, this paper focuses on 3D IC partitioning, especially at the architectural level to maximize its benefits. We first derive logical formulations for 3D IC partitioning problems and then transform the formulations into integer linear programs (ILPs). The ILPs can minimize the footprint and the usage of vertical interconnects simultaneously. Our results conducted on the GSRC benchmark show that our approach outperforms the extended multi-way partitioning method in the usage of vertical interconnects under the same footprint settings. More importantly, our approach is very flexible and can readily extend to the partitioning problems with variant objectives and constraints, and with different abstract levels, e.g., from the architectural level down to the physical level. This flexibility makes the ILP formulations superior alternatives to the 3D IC partitioning problems.

Published in:

SOC Conference, 2009. SOCC 2009. IEEE International

Date of Conference:

9-11 Sept. 2009