By Topic

On the impact of buffer size on packet loss in adaptable network-on-chips for runtime reconfigurable system-on-chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Albrecht, C. ; Inst. of Comput. Eng., Univ. of Lubeck, Lubeck, Germany ; Koch, R. ; Pionteck, T.

This paper explores the interdependencies between buffer size, throughput, latency and packet loss in runtime adaptable network-on-chips. Based on the SystemC simulation model of a runtime reconfigurable system-on-chip, buffer sizes of switches and of network interfaces were adjusted to find the optimal relation between throughput, latency and packet loss. A synthetic traffic generator parameterised according to characteristics of traffic patterns in networking applications provides the stimulus for the simulation. Simulation results show that buffers for only a few packets are required within the system while most buffer memory should be provided at the system gateway.

Published in:


Date of Conference:

16-17 Nov. 2009