By Topic

Novel low power noise tolerant dynamic circuit design technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mazumdar, K. ; ABV-Indian Inst. of Inf. Technol. & Manage., Gwalior, India ; Pattanaik, M. ; Prakash, R.B.

To address the noise reliability issue in deep submicron digital circuits, a new noise-tolerant dynamic circuit technique has been proposed here. The main emphasis has been placed on reducing the power consumption of the circuit. The average noise threshold energy (ANTE) and the energy normalized ANTE metrics have been used to quantify the noise immunity and power consumption improvement. A 2 input AND gate has been designed and simulated using 0.15 micron BSIM3V3.3 technology to indicate that the proposed technique improves the ANTE and Energy normalized ANTE by 7.14X and 4X over the conventional domino circuit. The improvement in the power consumption reduction is 33.3% higher than the existing noise-tolerance Mendoza Techniques.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009