By Topic

High performance sequential circuits with adiabatic complementary pass-transistor logic (ACPL)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kumar, C.P. ; Dept. of Electron. & Commun. Eng., MNNIT, Allahabad, India ; Tripathy, S.K. ; Tripathi, R.

This paper presents low-power characteristics of adiabatic complementary pass-transistor logic (ACPL) using two-phase AC power supply. Adiabatic CPL circuits consist of pure NMOS transistors, use CPL blocks for evaluation and bootstrapped NMOS switches to eliminate non-adiabatic loss of output loads. It is more suitable for design of flip-flops and sequential circuits, as it uses fewer transistors than other adiabatic logic circuits such as CPAL. In this paper, adiabatic flip-flops (D and JK) are proposed and a practical sequential circuit (4-bit shift register) is realized with adiabatic CPL. These flip-flops and sequential circuits have been simulated in CADENCE design tool at 90 nm technology and simulation results show that the proposed adiabatic CPL D flip-flop achieve power savings of 81% with CPAL, 88% with 2N-2N2P logic and JK flip-flop achieve 13% to 68% with CPAL, 69% to 91% with 2N-2N2P logic for clock frequencies from 50 to 300 MHz.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009