By Topic

Design & simulation of a novel 12 bit pipelined analog to digital converter with simplified functional block modules using 0.35µ technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Neeru Agarwal ; Department of Electronics and Communication Engineering, Amity School of Engineering & Technology, Amity University, Noida, India

Analog to Digital converters (ADC) are key design blocks in modern microelectronics communication systems. The fast advancement of CMOS fabrication technology requires more and more signal processing functions which are implemented for lower cost, lower power consumption and higher yield. This has recently generated a great demand for low power, low voltage ADCs. This work presents a new architecture with reduced circuit components and complete circuit realization of its individual circuit blocks. This new architecture applies an indigenous gain stage for multiply by two function particularly used for the subtraction and amplification block. There may be less power dissipation because this proposed pipeline ADC needs only one additional operational amplifier and a comparator compared to traditional one Pipeline A/D architecture. This architecture is analyzed at 0.35μ tsmc technology using Mentor Graphics tool at 3.3 V power supply. Advantages and disadvantages of the architecture are discussed.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009