By Topic

FPGA implementation of a high speed VLSI architecture for CORDIC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lakshmi, B. ; Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur, India ; Dhar, A.S.

Coordinate rotation digital computer (CORDIC) based digital signal processing has become an important tool in consumer, communications, biomedical, and industrial products, providing designers with significant impetus for porting algorithm into architecture. Unfolded implementations of CORDIC algorithm can achieve low latency for rotation and various functions such as division, multiplication, logarithmic and exponential functions. Since the programmable approaches continue to progress in providing cost effective and high performance solutions, this paper presents a low latency field programmable gate array implementation of an unfolded architecture for the implementation of rotational CORDIC algorithm. This type of computational device is highly suitable for the implementation of customized hardware in portable devices where large parallelism and low clock rate can be utilized to meet low power consumption requirement.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009