By Topic

Power and performance optimization using multi-voltage, multi-threshold and clock gating for low-end microprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qureshi, S. ; Dept. of Electr. Eng., Indian Inst. of Technol. Kanpur, Kanpur, India ; Sanjeev, K.R.

In this work, different combinations of low power techniques like multi-voltage, multi-threshold and clock gating, are applied on a general design candidate, an 8 bit RISC machine, to arrive at the optimal design combination which consumes minimum power and delivers maximum performance. A new metric called criticality rank is introduced to assign the different modules of design the multiple supply voltages and multiple threshold voltages. This rank is devised based on how critical the modules are with respect to delay incurred and presence in critical timing paths. A total of 16 design combinations are synthesized, timing analyzed and power analyzed using standard ASIC design flow at 90 nm node to arrive at two optimal designs. To decide the final optimal design, physical layouts are created and back annotation with RC parasitics and interconnect delay is done. Post layout timing and power analyses show a 42.5% power reduction and 33.3% performance improvement using combination of multi-threshold and clock gating as final optimal design.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009