By Topic

Transient current sensing based completion detection with event separation logic for high speed asynchronous pipelines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kumaran, T. ; Dept. of ECE, Nat. Inst. of Technol., Tiruchirappalli, India ; Santhi, M. ; Srikanth, M. ; Srinivasan, N.
more authors

This paper proposes a novel power supply transient current sensing based completion detector for single rail asynchronous systems to achieve high throughput compared to systems using speculative delay. This paper also proposes a new event separator logic for separating data tokens, in situations where the current sensor is idle due to consecutively same inputs. This type of logic is indispensable for asynchronous systems that use current sensing for completion detection. In order to prove the efficacy of the proposed CSCD, an asynchronous 8-bit Add-Compare-Select unit (ACSU) is simulated through HSPICE in 0.18¿m CMOS process operating at 1V with the proposed CSCD with event separator over MOUSETRAP and also with matched delay over MOUSETRAP. The throughput of the proposed CSCD is 2.2Gsps which is 37.5% higher than that of the matched delay whose throughput is 1.6Gsps.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009