By Topic

FPGA implementation and resource utilization for QRD-RLS systolic array for signal processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Santha, K.R. ; Dept. of EEE, Sri Venkateswara Coll. of Eng., Sriperumbudur, India ; Chava, B.C. ; Bragadishwaran, K. ; Chandru, K.

Field-programmable gate arrays (FPGA) are drawing increasing interest because of its performance, power consumption and configurability. They execute wide range of parallelizable algorithms which changes in accordance to variations in wireless channel statistics are utilized in smart antenna array embedded systems. In this article, we've described the FPGA implementation of a QRD processor that enables the run-time definition of the input matrix dimensions. The design employs a mixture of CORDIC-based processing (array boundary cell) and MAC based (array internal cell) arithmetic that is well matched to the computational resources of an FPGA like the Xilinx Virtex-2 Pro. We have made a projection of resource estimation for the processor when implemented as a whole array and as an embedded system with a micro processor and reduced number of internal and boundary cells.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009