Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

FPGA implementation and resource utilization for QRD-RLS systolic array for signal processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Santha, K.R. ; Dept. of EEE, Sri Venkateswara Coll. of Eng., Sriperumbudur, India ; Chava, B.C. ; Bragadishwaran, K. ; Chandru, K.

Field-programmable gate arrays (FPGA) are drawing increasing interest because of its performance, power consumption and configurability. They execute wide range of parallelizable algorithms which changes in accordance to variations in wireless channel statistics are utilized in smart antenna array embedded systems. In this article, we've described the FPGA implementation of a QRD processor that enables the run-time definition of the input matrix dimensions. The design employs a mixture of CORDIC-based processing (array boundary cell) and MAC based (array internal cell) arithmetic that is well matched to the computational resources of an FPGA like the Xilinx Virtex-2 Pro. We have made a projection of resource estimation for the processor when implemented as a whole array and as an embedded system with a micro processor and reduced number of internal and boundary cells.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009