By Topic

High-level fault simulation methodology for QDI template-based asynchronous circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghavami, B. ; Amirkabir Univ. of Technol., Tehran, Iran ; Tajary, A. ; Zarandi, H.-R.

Complexity of design and the lack of suitable test methodology are the major obstacles for widespread use of asynchronous circuit in digital circuit design. Template based synthesis of asynchronous circuits is accepted as an effective way to decrease the complexity of design. However, test frameworks such as fault simulator for synchronous circuits are not applicable for template based asynchronous circuits. In this paper we study transistor-level single stuck-at faults in traditional asynchronous templates and categorize their effects on the functionality of circuit. We prove by a mathematical specification that single stack-at fault in Pre-Charge Full Buffer templates has one of the three effects: deadlock, token generation and token dropping. This categorization is used to introducing a new high level fault simulation methodology for these circuits. Based on this strategy we develop a fault simulator and experimental results show the effectiveness of the proposed fault simulation methodology.

Published in:

TENCON 2009 - 2009 IEEE Region 10 Conference

Date of Conference:

23-26 Jan. 2009