By Topic

Low Energy Tree Based Network on Chip Architectures Using Homogeneous Routers for Bandwidth and Latency Constrained Multimedia Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Majeti, D. ; Indian Inst. of Technol. Kanpur, Kanpur, India ; Pasalapudi, A. ; Yalamanchili, K.

Design of Network on chip architectures for multimedia applications is being widely studied. This involves design decisions at various levels of hierarchy. Topology design is one of the significant factors that affect the net delay and the energy consumption of the system. Most of the applications are characterized by bandwidth requirements and latency constraints. The topology must be built satisfying these constraints. The paper aims in generating low energy tree based topologies using homogeneous routers for bandwidth and latency constrained applications.

Published in:

Emerging Trends in Engineering and Technology (ICETET), 2009 2nd International Conference on

Date of Conference:

16-18 Dec. 2009